Search from the Journals, Articles, and Headings
Advanced Search (Beta)
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...

غزل

جبر پر جو کتاب لکھوں گا
پیار میں انتخاب لکھوں گا  
بے بسی دیکھ کر میری تو نے
درد کو لذتوں کا رنگ دے کر
حکم آیا غبار راہ ہو جا
ہر ادا خود میں سمو لیتا ہے
پھرے اویس آزردہ و آوارہ سا

 

صرف تم ،انتساب لکھوں گا
تیری ایک ایک بات لکھوں گا
جو  کیا  احتساب  لکھوں گا
وہی ہے امر خواب لکھوں گا
بند قسمت کا باب لکھوں گا
شیشہ بے حجاب لکھوں گا
ہونگے وہ بھی بیتاب لکھوں گا

زیب و زینت میں لباس کی شرعی حیثیت

Fashionable dressing is a very sensitive issue for females, it creates sometimes confusion that what are the limits and orders of “Shariah” for it. So I try to inform all females a proper dress code in the light of Islamic “Shariah”. Islam is not against the fashion but it says that it should be only for “Mahrams” and it should not be out of limits. So the article deals to clarify needs and importance of dress, dress codes in Islam as well as the usage of different type of dressings like thin, fitted, expensive and costly, male dresses, uneven (not according to Islam) etc. It will clarify the confusion which makes us confused in fashionable dressing and how much it is allowed to keep them in use. Islam has provided guidance in dressing like in any other fields of life as well as fashion is allowed by Allah as blessing but according to the rules and regulation of Islamic “Shariah” and do not try to go against it. That is why we have to be aware and careful while fashioning.

L Ow P Ower and a Rea E Fficient a Rchitecture D Esign for M Oderate R Ate D Igital S Ystems

Recent advancements in semiconductor technology have sparked a struggle among researchers and manufacturers to best utilize the modern technology trends in designing state of the art digital systems. Devices with small form factors, offering high throughput and low power consumption are very much in demand. These factors have actuated active research in the field of area efficient, low power high speed digital system design. This research is an effort to contribute in this active research area by adding a new dimension to digital design methodology. In addition to this, the research also makes use of established digital design methodologies augmented with the research studies outcome to produce novel designs around few exemplary applications. The prime focus of this study is to explore Trace Scheduling Methodology and extracts novel algorithm-to-hardware mapping features for efficient hardware design. Trace scheduling is a topic under compiler design theory and is efficiently used to design compliers for VLIW machines. The research, inspired by trace scheduling, introduces the concept of efficient hardware design through identification of traces in the algorithm and their mapping for optimal hardware affinity. The research work first investigates this concept on a relatively simpler design such as an FIR filter in order to establish a link between the two technology domains which are compiler theory and digital system design. Later, the devised methodology is applied on applications from machine vision and cryptography to design area efficient, low power, moderate data rate architectures. The research presents novel hardware mapping of Peak Sorter and AdvancedEncryption Standard (AES) algorithm for moderately high data rate applications. The designs offer a best area performance tradeoff. The utility of the technique developed in this research can be found in mapping complex algorithms in Very Large Scale Integrated (VLSI) circuits and digital design compilers
Asian Research Index Whatsapp Chanel
Asian Research Index Whatsapp Chanel

Join our Whatsapp Channel to get regular updates.